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Sequential versions of combinatorial optimisation algorithms which are based on random 
search heuristics are generally too slow to be of value to the interactive user of a CAD worksta- 
tion. This paper describes a concurrent version of the simulated annealing algorithm, and also 
a variant of this algorithm called CCO. The results are given of comparative trials of these 
algorithms. A significant gain in speed can be achieved by using concurrent algorithms to drive 
an optimising accelerator attached to the workstation. 
Also discussed is a divide and conquer procedure for decomposing complex combinatorial 
problems into minimally interdependent subproblems of managable size. This decomposition 
procedure makes use of the CC0 algorithm. 
Keywords. Combinatorial optimisation, random search, simulated annealing, parallel proces- 
sing, concurrent algorithms, computer-aided design. 
1. Introduction 
A previous paper [6] has described certain global optimisation algorithms which 
were designed primarily to suit the user of a CAD workstation. These algorithms 
are intended to drive an optimising accelerator, based on a concurrent processing 
architecture, which can be attached to a workstation to achieve a significant increase 
in speed. In particular the CCRS (concurrent controlled random search) algorithm 
was designed to handle that class of global optimisation problems which involves 
the minimisation of an objective function defined over a multi-dimensional metric 
space. 
The present paper is concerned with combinatorial optimisation. The class of 
problems which involves combinatorial optimisation is very different from that for 
which CCRS is appropriate, but this class is of increasing importance in engineering 
design. A principal aim of the research described in this paper is to exploit concur- 
rency, wherever appropriate, to speed those algorithms which are slow to run se- 
quentially. Furthermore the concurrent versions of the combinatorial optimisation 
algorithms have been tailored to a parallel architecture similar to that designed for 
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CCRS. Hence the hardware accelerator described in the earlier paper can also run 
the concurrent combinatorial algorithms. 
2. Combinatorial optimisation 
The class of problems with which the present paper is concerned can be abstracted 
thus: 
(a) A finite complete graph S, on s vertices, is defined. Each vertex represents a 
site. The arc which connects any pair of sites is assigned a positive integral measure 
which represents the distance between these sites. 
(b) A finite complete graph E, on e vertices, is defined. Each vertex represents 
an element. The arc which connects any pair of elements is assigned a binary 
measure 0 (implying that the elements are not connected) or 1 (implying connec- 
tivity). 
(c) Each element of E is assigned to a site of S, in accordance with problem 
dependent constraints, in such a way that the sum of the products of measures from 
corresponding arcs of E and S is a minimum. 
The following examples illustrate particular applications which are instances of 
the general assignment problem as defined above. 
Example 1 (Layout of an electronic circuit). Let E represent the connectivity graph 
(wiring diagram) for a set of e elements (electronic devices). Let the sites of S repre- 
sent s possible spatial locations (on a circuit board or silicon wafer) on which 
elements may be placed. The measure associated with an arc of S is the distance 
(Euclidean or Manhattan) between the corresponding sites. Given that e=s then 
elements can be assigned to sites in a one-one manner. 
The problem is to find that assignment which minimises the total length of the 
connections, thus generating a tidy, economical layout. 
Example 2 (Task scheduling). Suppose that a particular manufacturing process can 
be retooled so that the product which results meets the special requirements of a 
customer. Let the sites of S represent the s distinct tooling configurations needed 
to handle a given batch of orders. The measure associated with an arc of S 
represents the cost to the manufacturer of reconfiguring the tooling of the process 
between the corresponding sites. This cost is assumed to be the same in either direc- 
tion. Let E describe a simple circuit which represents a production cycle. Each ele- 
ment of E, where e = s, represents a label which determines the sequential position, 
within the cycle, of the site to which this element is assigned. 
The problem is to find that one-one assignment of elements to sites which 
minimises the total cost of traversing the production cycle. The optimum solution 
is a minimum length Hamiltonian circuit of S. A problem of this type is commonly 
known as a truvelling salesman problem. 
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Example 3 (Communication network). Let the sites of S represent the spatial loca- 
tions of a set of communications terminals. The measure associated with each arc 
of S represents the distance between the corresponding sites. The aim is to span S 
by a network of bidirectional communication channels so as to permit communica- 
tion between any two terminals. The communication may be indirect (via inter- 
mediate terminals). Each element, where e = s, represents a label which indicates the 
position in the network of the site to which the element is assigned. 
Subject to constraints on the connectivity graph E, the problem is to minimise the 
total length of the network. 
If the graph E describes a ring network, then the solution is provided by a 
minimum length Hamiltonian circuit of S. 
Suppose that E is undefined, save that it describes some spanning tree, and that 
the class of problems defined above is extended to permit E to be chosen optimally. 
Then the solution is provided by a choice of E which corresponds to a minimum 
spanning tree of S. 
Example 4 (Divide and conquer (the graph partitioning problem)). The engineering 
design of a complex system is usually made simpler by first decomposing the system 
into a set of minimally interconnected subsystems. Let E, with e elements, represent 
the connectivity (interaction) graph of the complete system. Suppose that a decom- 
position into two subsystems is required, with each subsystem having a specified 
number of elements. Then E is to be partitioned into two subgraphs El, and E2, 
with e, and e2 elements respectively, such that e = et + e2. Let S represent two sites, 
the single arc of S having unity measure. 
The problem is to assign elements to sites, et elements on one site and e2 on the 
other, so as to minimise the total number of arcs of E which interconnect the sub- 
graphs. 
The foregoing examples illustrate applications of the following combinatorial 
algorithms: 
(i) iMinimum spanning tree. Computationally efficient algorithms exist for find- 
ing a minimum length spanning tree in low order polynomial time [5]. Similar 
algorithms exist for finding a maximum spanning tree. 
(ii) Hamiltonian circuit. It is well known that this problem lies within the com- 
plexity class NP-complete [2]. No polynomial time algorithm is yet available for 
finding a minimum length Hamiltonian circuit. It is therefore necessary to use a 
heuristic, such as a random search algorithm, which has a sufficient high probability 
of achieving an acceptable solution. No guarantee can be given that this heuristic 
will generate a minimum length circuit. (The situation is analogous to that of search- 
ing for the global minimum of an objective function, over a region which may be 
rich in local minima, by a procedure such as CCRS.) 
Given that the triangle inequality holds, the length h of a minimum length 
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Hamiltonian circuit of S is known to satisfy m<h<2m where m is the length of a 
minimum spanning tree of S [5]. Hence m provides a criterion of comparison for 
the estimate of h found by a heuristic algorithm. One such heuristic is the simulated 
annealing algorithm which will be described in the next section. 
(iii) General assignment. Because the general assignment contains the Hamilto- 
nian circuit problem as a special case, it too is in the complexity class NP-complete. 
Although there are special cases of this class of problem which can be solved by 
computationally efficient algorithms, in general a heuristic such as the simulated an- 
nealing algorithm is required. 
3. The simulated annealing algorithm 
This algorithm [4] purports to relate combinatorial optimisation to statistical 
mechanics by analogy with annealing in solids. From the standpoint of optimisation 
it provides a means of avoiding entrapment within a local minimum by permitting 
certain up-hill steps, as well as all down-hill steps, in a manner which depends upon 
a parameter analogous to temperature. 
Assume that the graphs S and E are given and that e2s. Then, using the 
temperature control parameters suggested in [4], the algorithm takes the following 
form: 
Step 1. Choose randomly any assignment of elements to sites such that each site 
has at least one element. For a layout problem e = s and the assignment is one-one. 
For a divide and conquer problem e>s and the number of elements per site is con- 
strained by the problem specification. 
Compute the initial length L, for this assignment as the sum of products from 
corresponding arcs of E and S. 
Define an initial temperature t, (e.g. let to = Lo) and represent this value as a real 
number. 
Set counters ci (iteration count), c2 (success count) and c3 (progress count) to 
zero. 
Step 2. Let L be the length for the current assignment and let t be the current 
temperature. 
Choose randomly any distinct pair of elements i, j currently on distinct sites p, q 
respectively. Compute the increase d in the length which would result from swit- 
ching elements i, j to sites q,p respectively. Increment counter cl. 
If d<O, then make the switch, replace L by L +d, and increment counter c2. 
Else compute the value o = exp(-d/t) and generate a random number r uniformly 
distributed in the range (0,l). If r< u, then make the switch, replace L by L + d and 
increment counter c2. Else reject the switch. 
Step 3. If ci > lOOe, then if c2< lOe, then increment c3 else reset c3 to zero. 
If c2> 10e or ci > lOOe, then reduce the temperature, replacing t by 0.9t, and 
reset ci and c2 to zero. 
Step 4. If c,>3, then STOP. Else return to Step 2. 
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In the form described above the algorithm is appropriate to general assignment 
applications. When applied to Hamiltonian circuit problems experience indicates 
that the following switching procedure is more efficient than that described in Step 
2: 
Choose randomly any two arcs of the current Hamiltonian circuit which link sites 
a, b and sites c, d respectively, and such that a, 6, c, d are distinct and occur in this 
order in the cycle. 
Let d= distance(a, c) + distance(b, d) - distance(a, b) - distance(c, d). 
When accepting a successful switch (d<O or r< u) reverse the direction of that 
part of the cycle from b to c, remove arcs a, b and c, d and add arcs a, c and b, d to 
generate the new cycle. 
4. Concurrency 
For the interactive user of a CAD workstation a sequential heuristic algorithm for 
combinatorial optimisation can be unacceptably slow. A primary aim of this paper 
is to show how the optimisation can be speeded by means of concurrent processing. 
A processing structure appropriate to a concurrent version of the annealing 
algorithm is shown in Fig. 1. This structure incorporates five INMOS transputers 
and is currently in use as a test vehicle for the development of a prototype ac- 
celerator. The accelerator can readily be extended to include additional transputers. 
The structure is contained within the architecture of the accelerator designed for 
global optimisation [6]. Hence no hardware modifications are necessary in order to 
use the same accelerator for combinatorial optimisation. 
The base processor Tl controls the input/output communications, initiates the 
system in accordance with Step 1 of the algorithm, and manages the updating pro- 
cedures and stop criterion required by Steps 3 and 4. The base also stores a copy 
of the current optimum assignment, updating this optimum whenever a better 
assignment is received from TS. An assignment output from T5 is transferred to T2, 
together with the updated temperature, on receipt of a request from T2. 
Transputer 1 2 3 4 5 
Base b Switch 4 + * 
data out data 
Control/ 4 Test 
request 
Update Update 
, 
Af 
v 
new trial points and function values 
User input/output 
Fig. 1. Parallel processing architecture for simulated annealing. 
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Each of the identical processors T2-T5 performs an iteration of Step 2 of the an- 
nealing algorithm. Following this operation data is pipelined to the next processor 
in sequence. This data describes the resulting assignment, together with the most 
recently available value of temperature and the accumulated counts which will con- 
tribute towards cl and c2. The last processor in the chain, TS, transfers its data to 
the base processor. 
This concurrent algorithm is not simply a parallel version of the sequential an- 
nealing algorithm. It is different by virtue of the ring structure and is subtly depen- 
dent on the programming of the base routines (T2 and TS may compete for access 
to the base). The performance of this algorithm must therefore be judged by com- 
parison with the performance of the sequential algorithm on typical test problems. 
5. Layout problems 
In order to compare the performances of the sequential and concurrent annealing 
algorithms two test problems of the layout type were chosen. For each of these prob- 
lems e = s = 50. For simplicity Manhattan distances were used. 
Problem Ll. This problem is specified as shown in Fig. 2. The site graph S 
represents a regular two-dimensional (x,y) Cartesian array, 10 x 5, with unit distance 
1 unit 
@ e @ 
Regular site array with 10 x 5 S&S 
Element array 10 x 5 mesh 
OptlmUm assignment - length = 85 units 
Fig. 2. Specification of Problem Ll. 
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Site array 2 5 x 5 blocks 
Element array IS irregular. The number of connections to each 
of the 50 elements is wlthin the range 2 to 5 ( inclusive ) 
An assignment is known which has a length of 104 units 
Fig. 3. Specification of Problem L2. 
between adjacent sites in both x and y dimensions. The connectivity graph E 
represents a regular two-dimensional Cartesian grid, 10 x 5. 
For this problem the optimum assignment of elements to sites is intuitively ob- 
vious (by overlaying Eon S). The solution is unique, save for reflections occasioned 
by symmetry, and the minimum length of connections is 85 units. 
Problem L2. The site graph S is similar to that of Problem Ll except that the array 
is divided into two blocks, each 5 x 5, by a cut parallel to they axis. The separation 
between these blocks is increased from 1 unit to 10 units, as shown in Fig. 3. The 
connectivity graph E is not regular. The number of connections to any element is 
within the inclusive range (2,5). 
For this problem assignments are known which have a total length of 104 units. 
This value is probably (though not necessarily) the optimum. 
The concurrent version of the annealing algorithm is written in the OCCAM 
language. For consistency, and in order to achieve a fair comparison, the sequential 
algorithm is also written in OCCAM. These programs were developed and tested on 
a VAX 8600 computer. 
For each problem the same series of five runs were made, each run using a dif- 
ferent random sequence. The initial temperature was equated to the length of the 
initial assignment and converted from integer to floating point format. 
The performances of the two algorithms are compared in terms of the minimum 
length attained, and the number of iterations needed to reach the stop criterion. 
Tables 1 and 2 show the minimum, average and maximum values of both length and 
number of iterations over the series of five trials. For the concurrent version the 
number of iterations is the total over all the annealing processes. 
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Table 1. Comparative performances for Problem Ll 
Sequential annealing Concurrent annealing 
Length Iterations Length Iterations 
Minimum 149 63 347 155 63710 
Average 153 65 505 161 65 774 
Maximum 168 66634 171 66 870 
Table 2. Comparative performances for Problem L2 
Minimum 
Average 
Maximum 
Sequential annealing Concurrent annealing 
Length Iterations Length Iterations 
146 73 358 157 76 090 
154 77 706 165 80518 
160 79531 171 83 330 
These results suggest that the two algorithms are comparable in performance, 
though the concurrent version is marginally inferior in terms of both the minimum 
achieved and the total number of iterations required. However, when judged on the 
minimum obtained, neither algorithm performs well on these two problems. For 
Problem Ll a typical initial assignment has a length of 450 units. The algorithms 
achieve about a threefold reduction in this value but do not approach the optimum 
of 85 units. For Problem L2 a typical initial assignment has a length of 750 units. 
The algorithms achieve about a fivefold reduction in this value but do not approach 
the optimum of 104 units (or less). Better results can be obtained by using control 
parameters which differ from the somewhat arbitrary values defined in Section 3. 
The CC0 (concurrent combinatorial optimisation) algorithm described in the next 
section achieves such an improvement. The CC0 algorithm differs from the conven- 
tional annealing algorithm in certain respects. 
6. The CC0 (concurrent combinatorial optimisation) algorithm 
The CC0 algorithm bears some similarity to the concurrent annealing algorithm 
but it abandons the statistical mechanical model implicit in simulated annealing. 
The CC0 algorithm retains the procedure for random switching of a pair of 
elements between sites. The decision process which accepts or rejects the result of 
a switch continues to depend upon a parameter which permits some up-hill steps. 
For convenience the term temperature is retained for this parameter, but no close 
analogy with thermodynamic temperature is implied. The algorithm utilises the 
same concurrent architecture as does the concurrent annealing algorithm (Fig. 1). 
The CC0 algorithm differs from the algorithm described in Section 3 in three 
respects: 
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(a) The decision process is both simpler and faster. Only integer arithmetic is in- 
volved. 
The temperature t is a positive integer and a random switch is accepted if and only 
if d< t. The initial temperature is set equal to the length of the initial assignment. 
(b) The cooling process is extended, so increasing the search capability at the ex- 
pense of speed. 
Compared with the simulated annealing algorithm as defined in Section 3 CC0 
performs, on average, three times as many iterations at each temperature level. The 
decision parameters in Step 3 are increased from 10e and 1OOe to 30e and 300e 
respectively. At each reduction in temperature, t is replaced by the integer value of 
19t/20. 
(c) Cooperative interchange of data between the concurrent optimising pro- 
cessors is induced, via the base processor. This results in faster convergence. 
Each processor receives from its left-hand neighbour not only the current assign- 
ment but also a local best assignment. (T2 sets its local best equal to the assignment 
received from the base processor, Tl.) The processor then performs a number of 
iterations of Step 2 (as modified above) beginning with the current assignment. This 
number is chosen sufficiently large that the time spent on computation is much 
greater than the time required for communication overheads. Whenever an iteration 
achieves an improvement on the local best assignment the latter is updated. Both 
the current and local best assignments are then passed to the right-hand neighbour 
(the base in the case of T5). 
The base processor receives, and stores, both the current and the local best 
assignments from TS. This local best, which at this stage is the optimum of a se- 
quence of iterations, is used to update the global best assignment stored in the base. 
On receipt of a request from T2 the base chooses randomly to send out either the 
local best assignment from T5, with probability p, or the current assignment from 
Table 3. Comparative performances for Problem LI 
Concurrent annealing 
Length Iterations 
CC0 algorithm 
Length Iterations 
Minimum 155 63 710 85 197 050 
Average 161 65 774 107 232 970 
Maximum 171 66 870 124 247 550 
Table 4. Comparative performances for Problem L2 
Concurrent annealing CC0 algorithm 
Length Iterations Length Iterations 
Minimum 157 76 090 124 202 650 
Average 165 80518 126 239 750 
Maximum 171 83 330 130 274 350 
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T5, with probability 1 -p. The value of p, which affects the convergence, is not 
critical. For the series of trials described below p=O.O5. 
The performance of CC0 on Problems Ll and L2 are shown in Tables 3 and 4. 
For ease of comparison the earlier results for the concurrent annealing algorithm 
are repeated. 
In terms of the minimum lengths attained CC0 is clearly superior, primarily as 
a result of the extended cooling process. For the same reason the CC0 algorithm 
requires about three times as many iterations. For CC0 however the processing time 
per iteration is considerably reduced by the avoidance of floating point operations 
and by the use of a very simple decision criterion. 
7. Accelerator performance 
The previous sections have described the development of concurrent versions of 
combinatorial optimisation algorithms based on simulated annealing. The com- 
parative performance of these algorithms has been assessed by simulating concur- 
rency on the VAX 8600 computer. A primary aim of this work is to show that a 
significant gain in speed can be achieved by means of an accelerator which incor- 
porates a parallel processing architecture (Fig. 1). 
Problems Ll and L2 have been used to assess the performance of the five- 
transputer prototype accelerator when running the CC0 algorithm. With one trans- 
puter acting as the base controller, experiments were performed using either one, 
two, three or four transputers for the computations of the algorithm. In order to 
obtain a fair comparison of the run-times achieved the stop criterion was modified 
so that a run was terminated after exactly 300000 iterations. This number is suffi- 
cient to ensure convergence on Problems Ll and L2. 
The results for Problems Ll and L2 are shown in Table 5. The run-times indicated 
are the average values over a series of five trials using different random sequences. 
In each case it will be observed that the run-time varies inversely with the number 
of transputers involved in computation. By extrapolation the acceleration can be 
further increased by the addition of more transputers provided that the effective 
computation time remains significantly greater than the time required for com- 
munication overheads. For the problems described it is found that communication 
overheads require less than 5% of the total time if the number of iterations per cell 
Table 5. Accelerator performance 
Number of transputers 
used in computation 
Problem Ll 
Run-time (sets) 
Problem L2 
Run-time (sets) 
1 203.8 190.5 
2 105.1 97.2 
3 71.0 66.2 
4 53.2 50.3 
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cycle exceeds 100. Because both the computation time and the communication time 
increase linearly with the problem size, this result is independent of size. Clearly the 
number of iterations per cycle, totalled over all the computational transputers, must 
be much less than the total number of iterations to the stop criterion. For the ex- 
periments described above the number of iterations per cycle was arbitrarily chosen 
as 1000. A speed-up factor of lOOO/lOO= 10 can be efficiently achieved, on prob- 
lems of the size of Ll and L2, by an accelerator which incorporates 11 transputers. 
For problems of greater size the total number of iterations to the stop criterion will 
be correspondingly larger. Hence the number of iterations per cycle can be increas- 
ed, in proportion, and a bigger accelerator used to achieve a further increase in 
speed without sacrificing efficiency. 
8. Divide and conquer 
On the foregoing evidence the annealing algorithms (including CCO) do not ap- 
proach the global optimum as closely as their user might wish. For Problem Ll CC0 
attains the global optimum only once in the sequence of five test runs (Table 3). For 
Problem L2 no run achieves a result which is close to the best known value of 104 
units (Table 4). Probably for problems of the size of Ll and L2, and certainly for 
problems of greater size, some form of divide and conquer approach is desirable. 
The natural instinct of a design engineer is to decompose a complex system into 
minimally interdependent subsystems. The design of the subsystems can then pro- 
ceed independently. Finally the complete system can be recomposed by matching the 
inputs and outputs of the subsystems across their respective boundaries. If the 
original decomposition is well chosen then the interface matching problem is 
relatively simple. 
A decomposition procedure appropriate to layout problems is described below. 
Assume that S and E are given, that e=s, and that a decomposition into two sub- 
systems is required. 
Firstly, find a minimum spanning tree of S. The removal of any arc from this tree 
results in two subtrees T, and T2 and thus effects a decomposition of S into two 
subgraphs S,, with s1 sites, and S,, with s2 sites. Intuitively, a good binary decom- 
position will choose the arc to be removed such that its distance measure is as large 
as possible consistent with si and s2 being comparable in magnitude. In many 
layout problems S has a regular structure and a good partition of S is self evident. 
Thus, in Problem Ll, and in Problem L2, S is readily partitioned, without the aid 
of a minimum spanning tree, into two identical subgraphs each representing a 5 x 5 
array of sites. 
Secondly, partition E into two subgraphs E,, with el elements, and E2, with e2 
elements, such that el = sl, e2 =s2 and the number of transversal arcs from E, to E2 
is a minimum (Section 2, Example 4). The CC0 algorithm is readily adapted for 
this purpose. For problems of large size, random search algorithms, such as CCO, 
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1. Partition the site array into two parts. 
0 e 0 @ 
9 @ m 0 
Q @ @ 
Q @ @ 
@ @ @ 
2. Treat each part as a single site with 25 elements. Use the 
CC0 algorithm to find that assignment which minimises the 
number of connecting links (transversal arcs). 
3 Remove the Imks. Use CC0 to optimise the assignment 
of each part separately. 
3. Recompose the system by restoring the links. 
Fig. 4. Application of divide and conquer to Problems Ll and L2. 
are more efficient in the partitioning role than in the full-scale layout role. This is 
because, at each iteration, the number of potential switches is much smaller. For 
binary partition this number is elez rather than e(e- 1). 
The results obtained when one stage of binary decomposition is applied to Prob- 
lem Ll are summarised below. Firstly, S is partitioned into two identical 5 x 5 arrays 
by a cut parallel to the y axis, as shown in Fig. 4. Secondly, the CC0 algorithm is 
used to obtain an optimum binary partition of E. The minimum number of transver- 
sal arcs is 5. (This number is consistently achieved over a series of trials.) The ap- 
proximate number of iterations required is 20000. Thirdly, CC0 is applied in the 
layout role to each of the (identical) subsystems which result from the decomposi- 
tion. Because the size of the problem is halved (25 elements rather than 50) the 
layout algorithm is both faster and more likely to attain the global minimum. Using 
CC0 the minimum length of 40 units is achieved in typically 82 000 iterations. Four- 
thly, matching of the subsystems requires the reintroduction of 5 transversal arcs, 
each of length 1 unit. Hence the final result is a length of 40 + 40 + 5 = 85 units (the 
global minimum). The total number of iterations required is about 
20 000 + 2 x 82 000 = 184 000. 
For Problem L2 the partitioning of S is identical to that for Problem Ll, the 
length of the separating arc being 10 units rather than 1 unit (see Fig. 3). For the 
partitioning of E CC0 achieves the value 3 as the minimum number of transversal 
arcs. The number of iterations required is approximately 20000. The two sub- 
systems which result are not identical and CC0 must be applied to the layout of each 
separately. The length obtained for one subsystem is 35 units and for the other 42 
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units. For either subsystem about 100000 iterations are required. Matching requires 
the reintroduction of 3 transversals, each of length 10 units. Hence the final result 
is a length of 35 + 42 + 30= 107 units (cf. the best known value of 104 units). The 
total number of iterations required is about 20 000 + 2 x 100 000 = 220 000. 
For each of these problems the results consistently attained by CC0 in the divide 
and conquer role are better than those attained in the overall assignment role. Fur- 
thermore the total number of iterations needed for divide and conquer is less. 
The advantages of the divide and conquer approach are likely to be even more 
apparent with problems of greater complexity than Ll and L2. Clearly several stages 
of decomposition can be used to achieve subsystems of sufficiently small size, and 
the decompositions need not necessarily be binary. Furthermore, after the first stage 
the processing of the subsystems can proceed concurrently (e.g. by running several 
CC0 accelerators in parallel) thus speeding the design process. Further research is 
needed into optimum strategies, both for the divide and conquer algorithms them- 
selves and for their concurrent implementation. 
9. Hamiltonian circuit problems 
In some Hamiltonian problems, such as task scheduling, the sites are simply the 
vertices of the S graph and do not relate to physical space. The information relevant 
to the problem is conveyed by the distance measure associated with each arc of S. 
Normally in such problems the triangle inequality holds, i.e., for any three sites 
p, q, r distance(p, q) + distance(q, r) 2 distance(p, r). In other problems, such as the 
Hamiltonian communication network, the sites represent spatial locations and the 
distance associated with an arc of S is the derived distance between the correspon- 
ding sites. Here the triangle inequality clearly holds. 
The test problem H chosen to compare the performance of algorithms has e = s = 
50. The 50 sites are selected at random over a 100 x 100 square in two-dimensional 
space. The Manhattan distance is used to derive the appropriate distance measure. 
These distances are therefore also somewhat randomly distributed, hence H is 
representative of a general class of Hamiltonian problems. The optimum solution 
for His not known, but the minimum length will certainly exceed 573 units which 
is the length of the minimum spanning tree computed for S. 
For Problem H the performances of the sequential annealing, concurrent anneal- 
ing and CC0 algorithms are compared in Table 6. These algorithms are identical 
Table 6. Comparative performances for Problem H 
Minimum 
Average 
Maximum 
Sequential annealing 
Length Iterations 
750 65 503 
778 67 404 
804 71110 
Concurrent annealing 
Length Iterations 
650 66 430 
664 68 974 
686 71310 
CC0 algorithm 
Length Iterations 
642 160750 
647 164 950 
650 175 750 
232 W.L. Price, F. W. Woodhams 
to those used for the layout problems, except that the more efficient switch pro- 
cedure is used (see Section 3). Table 6 shows the minimum, average and maximum 
results obtained over a series of five trials with different random sequences. 
In terms of the minimum length attained the concurrent algorithms perform bet- 
ter than the sequential algorithm. While CC0 requires about three times as many 
iterations as does the conventional form of concurrent annealing it does not take 
three times as long to run because it avoids the use of floating-point operations. 
As with layout problems, the divide and conquer approach can often be used ef- 
fectively with Hamiltonian problems [3]. Then CC0 can be applied to the sub- 
problems. 
A number of deterministic, polynomial time algorithms have been devised which, 
for Hamiltonian problems, perform almost as well as probabilistic algorithms and 
are much faster. Among the best of these deterministic procedures is the 
Christofides algorithm [l]. This derives a Hamiltonian circuit from a minimum 
spanning tree via the medium of an Eulerian tour. Because these deterministic 
algorithms run sufficiently fast for the user of a workstation concurrent versions 
have not been developed in the present context. 
10. Conclusions 
A class of combinatorial optimisation problems has been defined. Those prob- 
lems whose solutions involve only computationally efficient polynomial time 
algorithms are readily handled by a CAD workstation. For the interactive user of 
a workstation sequential algorithms which depend upon random search heuristics 
are often unacceptably slow. 
An optimising accelerator, implemented in transputers, can be integrated with the 
workstation to achieve a significant increase in speed. A concurrent version of the 
annealing algorithm and a variant called CC0 have been developed using the 
OCCAM language and a VAX 8600 computer. These algorithms have been applied 
to layout problems and to Hamiltonian circuit problems. The results of trials of the 
CC0 algorithm on a prototype accelerator show that a speed-up factor of the order 
of ten should easily be achieved on problems of the size described in the examples. 
On problems of greater size a bigger accelerator can be used to achieve a further 
‘gain in speed without sacrificing efficiency. 
Complex problems can sometimes be decomposed into subproblems of modest 
size by means of a divide and conquer approach. A decomposition procedure based 
on the minimum spanning tree and CC0 algorithms has been described, and ex- 
amples have been given of the application of this procedure to layout problems. The 
solutions of the subproblems can proceed concurrently, possibly through the 
medium of a more sophisticated accelerator, in order to gain a further increase in 
speed. 
Combinatorial optimisation algorithms for a CAD workstation 233 
References 
[1] N. Christofides, Worst-case analysis of a new heuristic for the travelling salesman problem, Tech. 
Rept., Graduate School of Industrial Administration, Carnegie-Mellon University, Pittsburgh, PA 
(1976). 
[2] M.R. Garey and D.S. Johnson, Computers and Intractability, a Guide to the Theory of NP- 
completeness (Freeman, New York, 1979) 56-60; 129. 
[3] R.M. Karp, Probabilistic analysis of partitioning algorithms for the travelling salesman problem in 
the plane, Math. Oper. Res. 2 (1977) 209-224. 
[4] S. Kirkpatrick, C.D. Gelatt and M.P. Vecchi, Optimization by simulated annealing, Science 
220(4598) (1983) 671-680. 
[S] J.B. Kruskal, On the shortest spanning subtree of a graph and the travelling salesman problem, in: 
Proceedings of the American Mathematical Society 7 (Amer. Math. Sot. Providence, RI, 1956) 
48-50. 
[6] W.L. Price, Global optimisation algorithms for a CAD workstation, J. Optim. Theory Appl. 55(l) 
(1987). 
